adplus-dvertising
frame-decoration

Question

Which of the following is the biggest challenge in the cache memory design?

a.

delay

b.

size

c.

coherency

d.

memory access

Posted under Embedded Systems

Answer: (c).coherency

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. Which of the following is the biggest challenge in the cache memory design?

Similar Questions

Discover Related MCQs

Q. What arises when a copy of data is held both in the cache and in the main memory?

Q. In which writing scheme does all the data writes go through to main memory and update the system and cache?

Q. In which writing scheme does the cache is updated but main memory is not updated?

Q. In which writing scheme does the cache is not updated?

Q. Which writing mechanism forms the backbone of the bus snooping mechanism?

Q. What is the main idea of the writing scheme in the cache memory?

Q. In which scheme does the data write via a buffer to the main memory?

Q. Which of the following can allocate entries in the cache for any data that is written out?

Q. Which of the following uses a bus snooping mechanism?

Q. What lead to the development of MESI and MEI protocol?

Q. Which of the following is also known as Illinois protocol?

Q. What does MESI stand for?

Q. What does MEI stand for?

Q. Which protocol does MPC601 use?

Q. Which of the following include special address generation and data latches?

Q. Which of the following makes use of the burst fill technique?

Q. How did burst interfaces access faster memory?

Q. Which of the following memory access can reduce the clock cycles?

Q. How many clocks are required for the first access in the burst interface?

Q. In which of the following access, the address is supplied?