Q. The minimum time delay required between initiation of two successive memory operations is called

View solution

Q. For a memory system, the cycle time is

View solution

Q. Generally , the refreshing rate of dynamic RAMs is approximately once in

View solution

Q. In comparison with static RAM memory, the dynamic RAM memory has

View solution

Q. Disadvantage of dynamic RAM over static RAM is

View solution

Q. Memory consisting of electronic circuits attached into silicon chip is known as

View solution

Q. Which of the following is the internal memory of the system (computer) ?

View solution

Q. The idea of cache memory is based on

View solution

Q. What is the correct sequence of time delays that happen during a data transfer from a disk to memory?

View solution

Q. An 24 bit address generates an address space of ______ locations .

View solution

Q. If a system is 64 bit machine , then the length of each word will be ____ .

View solution

Q. The type of memory assignment used in Intel processors is _____ .

View solution

Q. When using the Big Endian assignment to store a number, the sign bit of the number is stored in _____ .

View solution

Q. To get the physical address from the logical address generated by CPU we use ____ .

View solution

Q. _____ method is used to map logical addresses of variable length onto physical memory.

View solution

Q. During transfer of data between the processor and memory we use ______ .

View solution

Q. Physical memory is divided into sets of finite size called as ______ .

View solution

Q. Which is true for a typical RISC architecture?

View solution

Q. SIMD represents an organization that ______________.

View solution

Q. Suppose that a bus has 16 data lines and requires 4 cycles of 250 nsecs each to transfer data. The bandwidth of this bus would be 2 Megabytes/sec. If the cycle time of the bus was reduced to 125 nsecs and the number of cycles required for transfer stayed the same what would the bandwidth of the bus?

View solution