adplus-dvertising
frame-decoration

Question

Suppose that a bus has 16 data lines and requires 4 cycles of 250 nsecs each to transfer data. The bandwidth of this bus would be 2 Megabytes/sec. If the cycle time of the bus was reduced to 125 nsecs and the number of cycles required for transfer stayed the same what would the bandwidth of the bus?

a.

1 Megabyte/sec

b.

4 Megabytes/sec

c.

8 Megabytes/sec

d.

2 Megabytes/sec

Posted under Computer Architecture

Answer: (d).2 Megabytes/sec

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. Suppose that a bus has 16 data lines and requires 4 cycles of 250 nsecs each to transfer data. The bandwidth of this bus would be 2 Megabytes/sec. If the cycle time of the bus was...

Similar Questions

Discover Related MCQs

Q. Von Neumann architecture is

Q. A Stack-organised Computer uses instruction of

Q. An n-bit microprocessor has

Q. PSW is saved in stack when there is a

Q. _________ register keeps tracks of the instructions stored in program stored in memory.

Q. ‘Aging registers’ are

Q. Translation from symbolic program into Binary is done in

Q. MIMD stands for

Q. A k-bit field can specify any one of

Q. The time interval between adjacent bits is called the

Q. The communication between the components in a microcomputer takes place via the address and

Q. Data input command is just the opposite of a

Q. A binary digit is called a

Q. An interface that provides a method for transferring binary information between internal storage and external devices is called

Q. An address in main memory is called

Q. The information available in a state table may be represented graphically in a

Q. An interface that provides I/O transfer of data directly to and form the memory unit and peripheral is termed as

Q. A register capable of shifting its binary information either to the right or the left is called a

Q. Which of the following is a main memory?

Q. The maximum addressing capacity of a micro processor which uses 16 bit database & 32 bit address base is