Q. The test register(s) that is provided by 80386 for page caching is

View solution

Q. Among eight debug registers, DR0-DR7, the registers that are reserved by Intel are

View solution

Q. The registers that are used to store four program controllable break point addresses are

View solution

Q. The register DR6 hold

View solution

Q. The flag bits that indicate the privilege level of current IO operations are

View solution

Q. The registers that are not available for programmers are

View solution

Q. Which of the following is not a scale factor of addressing modes of 80386?

View solution

Q. Contents of an index register are multiplied by a scale factor that may be added further to get the operand offset in

View solution

Q. Contents of an index register are multiplied by a scale factor and then added to base register to get the operand offset in

View solution

Q. In the based scaled indexed mode with displacement mode, the contents of an index register are multiplied by a scale factor and are added to

View solution

Q. The following statement of ALP is an example of

MOV EBX, [EDX*4] [ECX].

View solution

Q. The following statement is an example of

MOV EBX, LIST [ESI*2].
MUL ECX, LIST [EBP*4].

View solution

Q. Bit field can be defined as a group of

View solution

Q. The maximum length of the string in a bit string of contiguous bits is

View solution

Q. The integer word is defined as

View solution

Q. A 16-bit displacement that references a memory location using any of the addressing modes is

View solution

Q. A decimal digit can be represented by

View solution

Q. The instructions available in the 80386 that are not available in its real address mode is

View solution

Q. The unit that is disabled in real address mode is

View solution

Q. To form a physical memory address, appropriate segment register contents are

View solution