Question
a.
PC → Mar →Memory → MOR → IR
b.
PC → Memory → MDR → IR
c.
PC → Memory → IR
d.
PC → Mar → Memory → IR
Posted under GATE cse question paper Computer Architecture
Engage with the Community - Add Your Comment
Confused About the Answer? Ask for Details Here.
Know the Explanation? Add it Here.
Q. The sequence of events that happen during a typical fetch operation is ?
Similar Questions
Discover Related MCQs
Q. In a fully associative cache memory consisting of 256 cache lines of 16 bytes each, a tag field is of 14 bits. Determine the size of cache memory and main memory.
View solution
Q. If doubling the cache line length reduces the miss rate to 3 percent, by how much it reduces the average memory access time?
View solution
Q. Consider the following register – transfer language:
R₃ ← R₂+ M[R₁ + R₂]
Where R₁, R₂ are the CPU registers and M is a memory location in primary memory, which addressing mode is suitable for above register transfer language?
View solution
Q. Booth′s algorithm is used in floating – point
View solution
Q. A 5 stage pipeline with the stages taking 1, 1, 3, 1, 1 units of time has a through put of
View solution
Q. What is the control unit’s function in the CPU?
View solution
Q. In a two-level memory hierarchy, the access time of the memory is 12 nanoseconds and the access time of the main memory is 1.5 microseconds. The hit ratio is 0.98. What is the average access time of the two-level memory system?
View solution
Q. Consider the following organization of main memory and cache memory.
Main memory: 64k ×16
Cache memory: 256 × 16
Memory is word addressable and block size of 8 words. Determine the size of tag field if the direct mapping is used for transforming data from main memory to cache memory.
View solution
Q. A computer system has 4k – word cache organized in a block – set-associative manner, with 4 blocks per set, 64 words per block, memory is word addressable. The number of bits in the SET and WORD fields of the main memory address format is
View solution
Q. Booth's coding in 8 bits for the decimal number −57 is:
View solution
Q. What is the equivalent decimal representation for the following radix representation?
(34.44)₈
View solution
Q. Find x & y values if the following equality is valid.
( X567 )₈ + ( 2YX5 )₈ = ( 71YX )₈
View solution
Q. How many digits are required to represent 126 bit binary number in decimal?
View solution
Q. Assuming all numbers are in 2’s complement representation, which of the following numbers is divisible by 11111011?
View solution
Q. What is the result of evaluating the following two expressions using three-digit floating point arithmetic with rounding?
(113.+−111.)+7.51
113.+(−111.+7.51)
View solution
Q. (1217)₈ is equivalent to
View solution
Q. P is a 16 – bit signed integer. The 2’s complement representation of P is (F87B)₁₆. The 2’s complement representation of 8 * p is
View solution
Q. Find the radix 5 representation for the following decimal representation:
(39)₁₀ = ( ) ₅
View solution
Q. Find the value of radix r, with the following equality is matached.
√(21)ᵣ = (11)ᵣ
View solution
Q. How many bits are needed to represent 20 digit decimal number in binary?
View solution
Suggested Topics
Are you eager to expand your knowledge beyond Computer Architecture? We've curated a selection of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!