Q. During receiving operation what does URXD have?

View solution

Q. What is the timing of X?

View solution

Q. The secondary implementation uses a fixed second clock divided which is divided by ______________

View solution

Q. The USART module supports ________ multiprocessor communication modes when the asynchronous mode is used.

View solution

Q. How many asynchronous multiprocessor protocols are present?

View solution

Q. Which bit in control register defines the address bit or idle line multiprocessor protocol mode?

View solution

Q. In idle line multiprocessor mode, a precise idle period can be generated to create efficient address character identifiers.

View solution

Q. In synchronous operation characters must be provided on time if not ______ error occurs.

View solution

Q. HDLC stands for ___________

View solution

Q. SDLC stands for ___________

View solution

Q. STR stands for___________

View solution

Q. BSC stands for ____________

View solution

Q. Two wire interface is also called as _________

View solution

Q. I2c will address large number of slave devices.

View solution

Q. SDA is having a ____________transition when the clock line SCL is high.

View solution

Q. Inter Integrated Circuit is a _____________

View solution

Q. Typical voltages used are ___________

View solution

Q. What is the speed of I2C bus?

View solution

Q. Master transmits means _________

View solution

Q. Who sends the start bit?

View solution