adplus-dvertising
frame-decoration

Question

Which architecture provides separate buses for program and data memory?

a.

Harvard architecture

b.

Von Neumann architecture

c.

None of the mentioned

d.

All of the mentioned

Answer: (a).Harvard architecture

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. Which architecture provides separate buses for program and data memory?

Similar Questions

Discover Related MCQs

Q. Which micro controller don’t match with its architecture below?

Q. Harvard architecture allows:

Q. Which out of the following supports Harvard architecture?

Q. Why most of the DSPs use Harvard architecture?

Q. Which of the following supports CISC as well as Harvard architecture?

Q. Which of the two architecture saves memory?

Q. Is the following instruction correct LDI R3,50?

Q. Registers R0-R31 are used for what type of works?

Q. Largest value that can be loaded in an 8 bit register is?

Q. The total space for the data memory available in the AVR based micro controller is?

Q. Which out of the following instructions don’t affect the flags of the status register?

Q. What is the difference between the two given instructions?
LDI R16,0x34 and LDI R16,$34

Q. Which out of the following is not a directive?

Q. Is an assembly language a high level language?

Q. A 14 bit program counter can execute a maximum of _________ memory locations?

Q. When AVR wakes up, then the value of PC becomes?

Q. Which of the following is correct about BRNE instruction in avr microcontrollers?

Q. How many times is this loop going to get execute?

LDI R20, 10
now: LDI R21, 70
DEC R21
BRNE now
OUT PORTB, R20

Q. Which of the below mentioned are not the conditional jumps?

Q. What is the relation between the target and the relative address?