adplus-dvertising
frame-decoration

Question

The multiplicand register & multiplier register of a hardware circuit implementing booth’s algorithm have (11101) & (1100). The result shall be ______

a.

(812)10

b.

(-12)10

c.

(12)10

d.

(-812)10

Posted under Compiler Design

Answer: (a).(812)10

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The multiplicand register & multiplier register of a hardware circuit implementing booth’s algorithm have (11101) & (1100). The result shall be ______

Similar Questions

Discover Related MCQs

Q. PSW is saved in stack when there is a _____

Q. In computers, subtraction is carried out generally by____

Q. The main memory in a Personal Computer (PC) is made of_____

Q. Cache memory works on the principle of_____

Q. An n-bit microprocessor has_____

Q. When CPU is executing a Program that is part of the Operating System, it is said to be in _____

Q. Logic X-OR operation of (4ACO) H & (B53F) H results _____

Q. If the main memory is of 8K bytes and the cache memory is of 2K words. It uses associative mapping. Then each word of cache memory shall be_____

Q. A Stack-organised Computer uses instruction of _____

Q. In a program using subroutine call instruction, it is necessary______

Q. Virtual memory consists of _______

Q. In signed-magnitude binary division, if the dividend is (11100)2 and divisor is (10011)2 then the result is ______

Q. Generally Dynamic RAM is used as main memory in a computer system as it______

Q. Write Through technique is used in which memory for updating the data _____

Q. Cache memory acts between_______

Q. The circuit used to store one bit of data is known as ______

Q. Von Neumann architecture is ______

Q. If memory access takes 20 ns with cache and 110 ns without it, then the ratio (cache uses a 10 ns memory) is _____

Q. The addressing mode used in an instruction of the form ADD X Y, is _____