adplus-dvertising
frame-decoration

Question

The instruction that loads effective address formed by destination operand into the specified source register is

a.

LEA

b.

LDS

c.

LES

d.

LAHF

Posted under Microprocessor

Answer: (a).LEA

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The instruction that loads effective address formed by destination operand into the specified source register is

Similar Questions

Discover Related MCQs

Q. The instruction that loads the AH register with the lower byte of the flag register is

Q. The instruction that pushes the flag register on to the stack is

Q. The instruction that loads the flag register completely from the word contents of the memory location is

Q. The instruction that adds immediate data/contents of memory location specified in an instruction/register to the contents of another register/memory location is

Q. The instruction that supports addition when carry exists is

Q. The instruction, “INC” increases the contents of the specified register or memory location by

Q. The instruction that subtracts 1 from the contents of the specified register/memory location is

Q. The instruction that enables subtraction with borrow is

Q. The flag that acts as Borrow flag in the instruction, SBB is

Q. In general, the source operand of an instruction can be

Q. In general, the destination operand of an instructon can be

Q. The instruction, CMP to compare source and destination operands it performs

Q. During comparison operation, the result of comparing or subtraction is stored in

Q. The instruction that converts the result in an unpacked decimal digits is

Q. If MN/MX is low the 8086 operates in __________ mode.

Q. A _____ Instruction at the end of interrupt service program takes the execution back to the interrupted
program.

Q. Which family was the sixth member of 8086 family of microprocessors?

Q. ALE stands for ___________.

Q. 8086 microprocessor is interfaced to 8253 a programmable interval timer. The maximum number by which the clock frequency on one of the timers is divided by ________________.

Q. 8086 is interfaced to two 8259s (Programmable interrupt controllers). If 8259s are in master slave
configuration the number of interrupts available to the 8086 microprocessor is _____________.