Question
a.
1
b.
2
c.
3
d.
4
Posted under Digital Logic Design
Engage with the Community - Add Your Comment
Confused About the Answer? Ask for Details Here.
Know the Explanation? Add it Here.
Q. Each gate has a delay of
Similar Questions
Discover Related MCQs
Q. CRO is a device named as
View solution
Q. When J and complement of K are 0, flip-flop QA after the shift is
View solution
Q. 4bit counter will produce
View solution
Q. Clock pulses have
View solution
Q. For loading the data to shift register its SH/LD pin must equal to
View solution
Q. IC of XOR is numbered as
View solution
Q. When the mode of adder subtractor is 1 than it
View solution
Q. The inverter of F if
View solution
Q. 74195 IC can be converted to a bidirectional shift register with parallel load and conjunction with
View solution
Q. Integrated circuit number 7476 consists of
View solution
Q. Integrated circuit number 74157 has
View solution
Q. The left most position in the lamp handball game is the
View solution
Q. 4bit counter will be incremented by
View solution
Q. BCD counter is
View solution
Q. Integrated circuit number 74195 consists of
View solution
Q. 16x4 RAM indicates that memory location are
View solution
Q. Integrated circuit number 72555 timer is same as
View solution
Q. Integrated circuit number 74194 consists of
View solution
Q. In order to provide proper current to the leds of 7 segment with Vcc we use
View solution
Q. Memory can be expanded using two
View solution
Suggested Topics
Are you eager to expand your knowledge beyond Digital Logic Design? We've curated a selection of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!
