Question
a.
1 to 5 ns
b.
2 to 10 ns
c.
3 to 10 ns
d.
3 to 5 ns
Posted under Digital Logic Design
Engage with the Community - Add Your Comment
Confused About the Answer? Ask for Details Here.
Know the Explanation? Add it Here.
Q. Each logic gate gives delay of
Similar Questions
Discover Related MCQs
Q. The NAND latch works when both inputs are
View solution
Q. The effect of change in input more than one state is called
View solution
Q. The change in state occurs during
View solution
Q. Asynchronous sequential logic circuit not uses
View solution
Q. Naming the states is done in
View solution
Q. The delay elements provide
View solution
Q. The analysis of Asynchronous sequential circuits are used to obtain
View solution
Q. Race condition is present in
View solution
Q. During the design of asynchronous sequential circuits it is more convenient to name the state by letters this type of table called
View solution
Q. In the design procedure of asynchronous circuit, flow of table
View solution
Q. The race in which stable state does not depends on order is called
View solution
Q. The x variable in analysis procedure is used for
View solution
Q. Asynchronous sequential logic circuits are used when primary need is
View solution
Q. Internal state and input values together are called
View solution
Q. The change in state from 00 to 11 will cause change in
View solution
Q. The third step of making transition table is
View solution
Q. The y variable in analysis procedure is used for
View solution
Q. The first step of making transition table is
View solution
Q. The first step of analysis procedure of SR latch is to
View solution
Q. The transition table gives values of
View solution
Suggested Topics
Are you eager to expand your knowledge beyond Digital Logic Design? We've curated a selection of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!
