adplus-dvertising
frame-decoration

Question

Logical Instructions

a.

bne $s3,$s4,Else; add $s0,$s1,$s2; j Exit; Else:sub $s0,$s1,$s2;

b.

bne $s3,$s4,Else; add $s0,$s1,$s2; Else:sub $s0,$s1,$s2; Exit:

c.

bne $s3,$s4,Else; add $s0,$s1,$s2; j Exit; Else:sub $s0,$s1,$s2; Exit:

d.

beq $s3,$s4,Else; add $s0,$s1,$s2; j Exit; Else:sub $s0,$s1,$s2; Exit:

Posted under Computer Architecture

Answer: (c).bne $s3,$s4,Else; add $s0,$s1,$s2; j Exit; Else:sub $s0,$s1,$s2; Exit:

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. Logical Instructions

Similar Questions

Discover Related MCQs

Q. The LINK instruction saved in the $ra register, have PC increment of

Q. For pointing to the first word of the frame of a procedure, the pointer used is

Q. The initialization in the For Loop for (i = 0; i < n; i += 1) can be written in assembly language as

Q. Register + branch address gives you the

Q. The sum of b and c placing in the variable 'a' as

Q. The gcc level of the procedure integration, can be calculated as

Q. In the given expression add t0,g,h; the t0 is a

Q. The given expression addi $sp,$sp,

Q. For comparing source and destination; register-memory format command used is

Q. To set array[i] to 0, we must first get its address, start by multiplying i with

Q. The MIPS instruction addi $s1,$s2,100. can be simplified into

Q. MIPS instructions are consisted of

Q. When the CALL instruction is executed during program then out of 40bits of instruction the OFFSET takes

Q. For checking, that the register $s2 is less than 15, we can write as

Q. For executing java byte code the software interpreter used is

Q. For jumping to the location 50 of the memory MIPS has instruction

Q. Give equation that describes a branch on register $s0 being equal to register $s1 is

Q. The expression srl $$s1,$s2,10 represents the

Q. Library that allows a library for loading and linking at runtime, only when program invokes it, is known as

Q. If a comparing instruction and branch instruction uses some architectures, to treat these comparisons chooses as