adplus-dvertising
frame-decoration

Question

The Input devices can send information to the processor,

a.

When the SIN status flag is set

b.

When the data arrives regardless of the SIN flag

c.

Neither of the cases

d.

Either of the cases

Answer: (a).When the SIN status flag is set

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The Input devices can send information to the processor,

Similar Questions

Discover Related MCQs

Q. ______ bus structure is usually used to connect I/O devices .

Q. The I/O interface required to connect the I/O device to the bus consists of ______

Q. To reduce the memory access time we generally make use of ______ .

Q. ______ is generally used to increase the apparent size of physical memory .

Q. MFC stands for

Q. The time delay between two successive initiation of memory operation _______ .

Q. The decoded instruction is stored in ______ .

Q. The instruction -> Add LOCA,R0 does,

Q. Which registers can interact with the secondary storage ?

Q. During the execution of a program which gets initialized first ?

Q. Which of the register/s of the processor is/are connected to Memory Bus ?

Q. ISP stands for,

Q. The internal Components of the processor are connected by _______ .

Q. ______ is used to choose between increment the PC or performing ALU operations .

Q. The registers, ALU and the interconnection between them are collectively called as _____ .

Q. _______ is used to store data in registers .

Q. During the execution of the instructions, a copy of the instructions is placed in the ______

Q. Two processors A and B have clock frequencies of 700 Mhz and 900 Mhz respectively. Suppose A can execute an instruction with an average of 3 steps and B can execute with an average of 5 steps. For the execution of the same instruction which processor is faster ?

Q. A processor performing fetch or decoding of different instruction during the execution of another instruction is called ______ .

Q. For a given FINITE number of instructions to be executed, which architecture of the processor provides for a faster execution ?