adplus-dvertising
frame-decoration

Question

Pipelining improves performance by:

a.

decreasing instruction latency

b.

eliminating data hazards

c.

exploiting instruction level parallelism

d.

decreasing the cache miss rate

Answer: (c).exploiting instruction level parallelism

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. Pipelining improves performance by:

Similar Questions

Discover Related MCQs

Q. A multiplexer is a logic circuit that

Q. 8-bit 1’s complement form of –77.25 is

Q. ECL is the fastest of all logic families. High Speed in ECL is possible because transistors are used in difference amplifier configuration, in which they are never driven into ...............

Q. A binary 3-bit down counter uses J-K flip-flops, FFi with inputs Ji, Ki and outputs Qi, i=0,1,2 respectively. The minimized expression for the input from following, is

I. J0=K0=0
II. J0=K0=1
III. J1=K1=Q0
IV. J1=K1=Q'0
V. J2=K2=Q1Q0
Vl. J2=K2=Q'1Q'0

Q. Which of the following is an interrupt according to temporal relationship with system clock?

Q. Match the following:

Addressing Mode      Location of operand
a. Implied                      i. Registers which are in CPU
b. Immediate                 ii. Register specifies the address
of the operand
c. Register                     iii. Specified in the register
d. Register Indirect      iv. Specified implicitly in the
definition of instruction

Codes:
     a   b   c  d

Q. In 8085 microprocessor, the digit 5 indicates that the microprocessor needs

Q. In 8085, which of the following performs: load register pair immediate operation?

Q. The content of the accumulator after the execution of the following 8085 assembly language program, is

MVI A, 35H
MOV B, A
STC
CMC
RAR
XRA B

Q. A ripple counter is a (n):

Q. 8085 microprocessor has ............... bit ALU.

Q. The register that stores the bits required to mask the interrupts is ................

Q. Which of the following in 8085 microprocessor performs

HL = HL + HL ?

Q. In ............... addressing mode, the operands are stored in the memory. The address of the corresponding memory location is given in a register which is specified in the instruction.

Q. Which of the following is a sequential circuit?

Q. 8085 microprocessor has ............. hardware interrupts.

Q. Which of the  following in 8085 microprocessor performs
HL = HL + DE ?

Q. The Register that stores all interrupt requests is:

Q. The ............... addressing mode is similar to register indirect addressing mode, except that an offset is added to the contents of the register. The offset and register are specified in the instruction.

Q. In ............. method, the word is written to the block in both the cache and main memory, in parallel.