adplus-dvertising
frame-decoration

Question

Perform the following operation for the binary equivalent of the decimal numbers:

(−14)10 + (−15)10

The solution in 8 bit representation is:

a.

11100011

b.

00011101

c.

10011101

d.

11110011

Answer: (a).11100011

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. Perform the following operation for the binary equivalent of the decimal numbers: (−14)10 + (−15)10 The solution in 8 bit representation is:

Similar Questions

Discover Related MCQs

Q. Match the items in List - I and List - II :

List - I
(a) Interrupts which can be delayed when a much highest priority interrupt has occurred
(b) Unplanned interrupts which occur while executing a program
(c) Source of interrupt is in phase with the system clock

List - II
(i) Normal
(ii) Synchronous
(iii) Maskable
(iv) Exception

Code:
(a) (b) (c)

Q. Which of the following mapping is not used for mapping process in cache memory?

Q. Simplify the following using K-map:

F (A, B, C, D) = Σ (0, 1, 2, 8, 9, 12, 13)
d (A, B, C, D) = Σ (10, 11, 14, 15)

d stands for don’t care condition.

Q. In 8085 microprocessor, what is the output of following program?

LDA 8000H
MVI B, 30H
ADD B
STA 8001H

Q. The Boolean function with the following Karnaugh map is :

Q. The Octal equivalent of the binary number 1011101011 is:

Q. In 8085 microprocessor which of the following flag(s) is (are) affected by an arithmetic operation?

Q. In 8085 microprocessor the address bus is of .................... bits.

Q. In the architecture of 8085 microprocessor match the following:

List - I
(a) Processing unit
(b) Instruction unit
(c) Storage and Interface unit

List - II
(i) Interrupt
(ii) General purpose Register
(iii) ALU
(iv) Timing and Control
Code :
(a) (b) (c)

Q. Which of the following addressing mode is best suited to access elements of an array of contiguous memory locations?

Q. Which of the following is correct statement?

Q. A micro-instruction format has micro-ops field which is divided into three subfields F1, F2, F3 each having seven distinct micro-operations, condition field CD for four status bits, branch field BR having four options used in conjunction with address field ADF. The address space is of 128 memory locations. The size of micro-instruction is: