adplus-dvertising
frame-decoration

Question

Essential hazards may occur in:

a.

Combinational logic circuits

b.

Synchronous sequential logic circuits

c.

Asynchronous sequential logic circuits working in the fundamental mode

d.

Asynchronous sequential logic circuits working in the pulse mode

Answer: (c).Asynchronous sequential logic circuits working in the fundamental mode

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. Essential hazards may occur in:

Similar Questions

Discover Related MCQs

Q. The characteristic equation of a T flip-flop is:

(A) Qn+1=TQ’n + T’ Qn              
(B) Qn+1=T+Qn
(C) Qn+1=TQn                   
(D) Qn+1= T’Q’n

The symbols used have the usual meaning.

Q. The maximum size of main memory of a computer is determined by:

Q. In computer terminology, POST stands for:

Q. IC 74 LS 138 is a:

Q. A hardware interface that allows for the connection of several peripheral devices to a single PCI board

Q. Simplified form of the Boolean expression Y=A’BC’D’+ABC’D’+A’BCD’+ABCD’ is:

Q. Which of the following statements are true?

(i) Every logic network is equivalent to one using just NAND gates or just NOR gates.
(ii) Boolean expressions and logic networks correspond to labelled acyclic diagraphs.
(iii) No two Boolean algebras with n atoms are isomorphic.
(iv) Non-zero elements of finite Boolean algebras are not uniquely expressible as joins of atoms.

Q. In computers, subtraction is generally carried out by

Q. Consider the following boolean equations:

(i) wx + w(x+y) + x(x+y) = x + wy
(ii) (wx’(y+xz’) + w’x’)y = x’y

What can you say about the above equations?

Q. Consider the following statements:

(i) Auto increment addressing mode is useful in creating self-relocating code.
(ii) If auto increment addressing mode is included in an instruction set architecture, then an additional ALU is required for effective address calculation.
(iii) In auto incrementing addressing mode, the amount of increment depends on the size of the data item accessed.
Which of the above statements is/are true?

Q. A computer uses a memory unit with 256 K words of 32 bits each. A binary instruction code is stored in one word of memory. The instruction has four parts: an indirect bit, an operation code and a register code part to specify one of 64 registers and an address part. How many bits are there in the operation code, the register code part and the address part?

Q. Consider the following x86 – assembly language instructions:

MOV AL, 153
NEG AL

The contents of the destination register AL (in 8-bit binary notation), the status of Carry Flag (CF) and Sign Flag (SF) after the execution of above instructions, are

Q. CMOS is a Computer Chip on the motherboard, which is:

Q. In RS flip-flop, the output of the flip-flop at time (t+1) is same as the output at time t, after the occurance of a clock pulse if:

Q. Match the terms in List - I with the options given in List - II :

List - I
(a) Decoder
(b) Multiplexer
(c) De multiplexer

List - II
(i) 1 line to 2^n lines
(ii) n lines to 2^n lines
(iii) 2^n lines to 1 line
(iv) 2^n lines to 2^(n−1) lines

Code:
(a) (b) (c)

Q. The hexadecimal equivalent of the binary integer number 110101101 is:

Q. Perform the following operation for the binary equivalent of the decimal numbers:

(−14)10 + (−15)10

The solution in 8 bit representation is:

Q. Match the items in List - I and List - II :

List - I
(a) Interrupts which can be delayed when a much highest priority interrupt has occurred
(b) Unplanned interrupts which occur while executing a program
(c) Source of interrupt is in phase with the system clock

List - II
(i) Normal
(ii) Synchronous
(iii) Maskable
(iv) Exception

Code:
(a) (b) (c)

Q. Which of the following mapping is not used for mapping process in cache memory?

Q. Simplify the following using K-map:

F (A, B, C, D) = Σ (0, 1, 2, 8, 9, 12, 13)
d (A, B, C, D) = Σ (10, 11, 14, 15)

d stands for don’t care condition.