adplus-dvertising
frame-decoration

Question

On receiving an interrupt from an I/O device, the CPU

a.

halts for predetermined time.

b.

branches off to the interrupt service routine after completion of the current instruction.

c.

branches off to the interrupt service routine immediately.

d.

hands over control of address bus and data bus to the interrupting device.

Answer: (b).branches off to the interrupt service routine after completion of the current instruction.

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. On receiving an interrupt from an I/O device, the CPU

Similar Questions

Discover Related MCQs

Q. Consider a logical address space of 8 pages of 1024 words mapped with memory of 32 frames. How many bits are there in the physical address?

Q. CPU does not perform the operation

Q. A chip having 150 gates will be classified as

Q. A latch is constructed using two cross-coupled

Q. An astable multivibrator has

Q. The register or main memory location which contains the effective address of the operand is known as

Q. Advantage of synchronous sequential circuits over asynchronous ones is

Q. What is the transitive voltage for the voltage input of a CMOS operating from 10V supply?

Q. The highest noise margin is offered by

Q. The characteristic equation of a JK flip flop is:

Q. In order to implement a n variable switching function, a MUX must have:

Q. A reduced state table has 18 rows. The minimum number of flip flops needed to implement the sequential machine is:

Q. In which addressing mode the operand is given explicitly in the instruction itself?

Q. The characteristic equation of D flip-flop is:

Q. If 4 input multiplexers drive a 4 input multiplexer, we get a:

Q. In which addressing mode, the effective address of the operand is generated by adding a constant value to the contents of register?

Q. Among the logic families RTL, TTL, ECL and CMOS, the fastest family is:

Q. In the indirect addressing scheme, the second part of an instruction contains:

Q. Amdahl’s law states that the maximum speedup S achievable by a parallel computer with ‘p’ processors is given by:

Q. Amongst the logic families DTL, TTL, ECL and CMOS, the family with the least power dissipation is: