adplus-dvertising
frame-decoration

Question

The speed up of a pipeline processing over an equivalent non-pipeline processing is defined by the ratio:

Where n → no. of tasks
tn → time of completion of each task
k → no. of segments of pipeline
tp → clock cycle time
S → speed up ratio

a.

A

b.

B

c.

C

d.

D

Answer: (a).A

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The speed up of a pipeline processing over an equivalent non-pipeline processing is defined by the ratio: Where n → no. of tasks tn → time of completion of each task k → no....

Similar Questions

Discover Related MCQs

Q. ................ refers to the discrepancy among a computed, observed or measured value and the true specified or theoretically correct values.

Q. Which logic family dissipates the minimum power ?

Q. Which of the following electronic component is not found in IC’s ?

Q. A given memory chip has 14 address pins and 8 data pins. It has the following number of locations.

Q. The instruction: MOV CL, [BX] [DI] + 8 represents the ............... addressing mode.

Q. The power dissipation of a flip-flop is 3 mW. The power dissipation of a digital system with 4 flip-flops is given by

Q. A binary ripple counter is required to count up to 16383. How many flip-flops are required ?

Q. Which one of the following is not an addressing mode?

Q. Computers can have instruction formats with

Q. Which is not a typical program control instruction?

Q. Interrupt which arises from illegal or erroneous use of an instruction or data is

Q. Match the following:

a. TTL                 i. High component density
b. ECL               ii. Low power consumption
c. MOS               iii. Evolution of “diodetransistor- logic”
d. CMOS           iv. High speed digital circuits

Codes:
      a   b   c    d

Q. The branch logic that provides making capabilities in the control unit is known as

Q. Cached and interleaved memories are ways of speeding up memory access between CPU’s and slower RAM. Which memory models are best suited (i.e. improves the performance most) for which programs ?

(i) Cached memory is best suited for small loops.
(ii) Interleaved memory is best suited for small loops
(iii) Interleaved memory is best suited for large sequential code.
(iv) Cached memory is best suited for large sequential code.

Q. Which of the following logic families is well suited for high-speed operations ?

Q. A complete microcomputer system consists of

Q. Where does a computer add and compare data ?

Q. Pipelining strategy is called implement

Q. The concept of pipelining is most effective in improving performance if the tasks being performed in different stages :

Q. Identify the addressing modes of below instructions and match them :

(a) ADI (1) Immediate addressing
(b) STA (2) Direct addressing
(c) CMA (3) Implied addressing
(d) SUB (4) Register addressing