adplus-dvertising
frame-decoration

Question

The content of the accumulator after the execution of the following 8085 assembly language program, is

MVI A, 35H
MOV B, A
STC
CMC
RAR
XRA B

a.

00H

b.

35H

c.

EFH

d.

2FH

Answer: (d).2FH

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The content of the accumulator after the execution of the following 8085 assembly language program, is MVI A, 35H MOV B, A STC CMC RAR XRA B

Similar Questions

Discover Related MCQs

Q. A ripple counter is a (n):

Q. 8085 microprocessor has ............... bit ALU.

Q. The register that stores the bits required to mask the interrupts is ................

Q. Which of the following in 8085 microprocessor performs

HL = HL + HL ?

Q. In ............... addressing mode, the operands are stored in the memory. The address of the corresponding memory location is given in a register which is specified in the instruction.

Q. Which of the following is a sequential circuit?

Q. 8085 microprocessor has ............. hardware interrupts.

Q. Which of the  following in 8085 microprocessor performs
HL = HL + DE ?

Q. The Register that stores all interrupt requests is:

Q. The ............... addressing mode is similar to register indirect addressing mode, except that an offset is added to the contents of the register. The offset and register are specified in the instruction.

Q. In ............. method, the word is written to the block in both the cache and main memory, in parallel.

Q. A Multicomputer with 256 CPUs is organized as 16x16 grid. What is the worst case delay (in hops) that a message might have to take?

Q. What will be the hexadecimal value in the register ax (32-bit) after executing the following instructions?

Mov al, 15
Mov ah, 15
Xor al, al
Mov cl, 3
Shr ax, cl

Q. What will be the output at PORT1 if the following program is executed?

MVI B, 82H
MOV A, B
MOV C, A
MVI D, 37H
OUT PORT1
HLT

Q. Which of the following 8085 microprocessor hardware interrupt has the lowest priority?

Q. A dynamic RAM has refresh cycle of 32 times per msec. Each refresh operation requires 100 nsec and a memory cycle requires 250 nsec. What percentage of memory’s total operating time is required for refreshes?

Q. A DMA controller transfers 32-bit words to memory using cycle Stealing. The words are assembled from a device that transmits characters at a rate of 4800 characters per second. The CPU is fetching and executing instructions at an average rate of one million instructions per second. By how much will the CPU be slowed down because of the DMA transfer?

Q. A CPU handles interrupt by executing interrupt service subroutine.................

Q. Which one of the following set of gates is best suited for ‘parity’ checking and ‘parity’ generation?

Q. ................ refers to the discrepancy among a computed, observed or measured value and the true specified or theoretically correct values.