Question
I. J0=K0=0
II. J0=K0=1
III. J1=K1=Q0
IV. J1=K1=Q'0
V. J2=K2=Q1Q0
Vl. J2=K2=Q'1Q'0
a.
I, Ill, V
b.
I, IV, VI
c.
Il, III, V
d.
Il, IV, Vl
Engage with the Community - Add Your Comment
Confused About the Answer? Ask for Details Here.
Know the Explanation? Add it Here.
Q. A binary 3-bit down counter uses J-K flip-flops, FFi with inputs Ji, Ki and outputs Qi, i=0,1,2 respectively. The minimized expression for the input from following, is I....
Similar Questions
Discover Related MCQs
Q. Which of the following is an interrupt according to temporal relationship with system clock?
View solution
Q. Match the following:
Addressing Mode Location of operand
a. Implied i. Registers which are in CPU
b. Immediate ii. Register specifies the address
of the operand
c. Register iii. Specified in the register
d. Register Indirect iv. Specified implicitly in the
definition of instruction
Codes:
a b c d
View solution
Q. In 8085 microprocessor, the digit 5 indicates that the microprocessor needs
View solution
Q. In 8085, which of the following performs: load register pair immediate operation?
View solution
Q. The content of the accumulator after the execution of the following 8085 assembly language program, is
MVI A, 35H
MOV B, A
STC
CMC
RAR
XRA B
View solution
Q. A ripple counter is a (n):
View solution
Q. 8085 microprocessor has ............... bit ALU.
View solution
Q. The register that stores the bits required to mask the interrupts is ................
View solution
Q. Which of the following in 8085 microprocessor performs
HL = HL + HL ?
View solution
Q. In ............... addressing mode, the operands are stored in the memory. The address of the corresponding memory location is given in a register which is specified in the instruction.
View solution
Q. Which of the following is a sequential circuit?
View solution
Q. 8085 microprocessor has ............. hardware interrupts.
View solution
Q. Which of the following in 8085 microprocessor performs
HL = HL + DE ?
View solution
Q. The Register that stores all interrupt requests is:
View solution
Q. The ............... addressing mode is similar to register indirect addressing mode, except that an offset is added to the contents of the register. The offset and register are specified in the instruction.
View solution
Q. In ............. method, the word is written to the block in both the cache and main memory, in parallel.
View solution
Q. A Multicomputer with 256 CPUs is organized as 16x16 grid. What is the worst case delay (in hops) that a message might have to take?
View solution
Q. What will be the hexadecimal value in the register ax (32-bit) after executing the following instructions?
Mov al, 15
Mov ah, 15
Xor al, al
Mov cl, 3
Shr ax, cl
View solution
Q. What will be the output at PORT1 if the following program is executed?
MVI B, 82H
MOV A, B
MOV C, A
MVI D, 37H
OUT PORT1
HLT
View solution
Q. Which of the following 8085 microprocessor hardware interrupt has the lowest priority?
View solution
Suggested Topics
Are you eager to expand your knowledge beyond Computer Architecture? We've curated a selection of related categories that you might find intriguing.
Click on the categories below to discover a wealth of MCQs and enrich your understanding of Computer Science. Happy exploring!
