adplus-dvertising
frame-decoration

Question

A cache memory unit with capacity of N words and block size of B words is to be designed. If it is designed as direct mapped cache, the length of the TAG field is 10 bits. If the cache unit is now designed as a 16-way set-associative cache, the length of the TAG field is ______ bits.

a.

12

b.

14

c.

16

d.

18

Answer: (b).14

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. A cache memory unit with capacity of N words and block size of B words is to be designed. If it is designed as direct mapped cache, the length of the TAG field is 10 bits. If the...

Similar Questions

Discover Related MCQs

Q. How many address bits are required to represent a 32 K memory

Q. How many address bits are required to represent 4K memory

Q. Which of the following memories stores the most number of bits?

Q. In a virtual memory system, the addresses used by the programmer belongs to

Q. The method for updating the main memory as soon as a word is removed from the Cache is called

Q. How many different addresses are required by the memory that contain 16K words?

Q. What is the bit storage capacity of a ROM with a 512' 4-organization?

Q. How many 128 x 8 RAM chips are needed to provide a memory capacity of 2048 bytes?

Q. Which of the following technology can give high speed RAM?

Q. In 8085 microprocessor how many I/O devices can be interfaced in I/O mapped I/O technique?

Q. How many memory chips of (128 x 8) are needed to provide a memory capacity of 4096 x 16?

Q. An attempt to access a location not owned by a Program is called

Q. Cache memory works on the principle of

Q. Memory interleaving technique is used to address the memory modules in order to have

Q. In a multiprogramming system, which of the following is used

Q. Associative memory is some times called as

Q. A more efficient way to organise a Page Table is by means of an associative memory having

Q. If there are four ROM ICs of 8K and two RAM ICs of 4K words, than the address range of Ist RAM is (Assume initial addresses correspond to ROMs)

Q. The idea of cache memory is based

Q. If memory access takes 20 ns with cache and 110 ns with out it, then the ratio ( cache uses a 10 ns memory) is