adplus-dvertising
frame-decoration

Question

A 4-stage pipeline has the stage delays as 150, 120, 160 and 140 nanoseconds respectively. Registers that are used between the stages have a delay of 5 nanoseconds each. Assuming constant clocking rate, the total time taken to process 1000 data items on this pipeline will be

a.

120.4 microseconds

b.

160.5 microseconds

c.

165.5 microseconds

d.

590.0 microseconds

Answer: (c).165.5 microseconds

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. A 4-stage pipeline has the stage delays as 150, 120, 160 and 140 nanoseconds respectively. Registers that are used between the stages have a delay of 5 nanoseconds each. Assuming...

Similar Questions

Discover Related MCQs

Q. Spatial locality refers to the problem that once a location is referenced

Q. The Principle of locality justifies the use of

Q. A system that has a lot of crashes, data should be written to the disk using?

Q. Which addressing mode is suitable for a high-level language statement?

Q. Which memory unit has the lowest access time?

Q. In a 16-bit instruction code format 3-bit operation code, 12-bit address, and 1 bit is assigned for address mode designation. For indirect addressing, the mode bit is

Q. A 32-bit address bus allows access to a memory of capability

Q. Pipelining improves CPU performance due to?

Q. The system bus consists of

Q. An instruction cycle refers to

Q. A hardware interrupt is

Q. Which of the following is not involved in a memory write operation?

Q. To prevent signals from colliding on the bus, ……………….. Prioritize access to memory by I/o channels and processors.

Q. …………… improve system performance by temporarily storing data during transfers s/w devices or processers that operate at different speeds.

Q. Addressing mode is …………………

Q. Which of the following is not a valid class of interrupts?
1) Program
2) Timer
3) I/o
4) Hardware failure

Q. System calls are usually invoked by using

1) An indirect jump
2) A software interrupt
3) Polling
4) A privileged instruction

Q. Which of the following holds data and processing instructions temporarily until the CPU needs it??

Q. Which of the following register processors used for fetch and execute operations?
1) Program counter
2) Instruction register
3) Address register

Q. Microinstruction length is determined by ………………..

1) The maximum number of simultaneous micro-operations that must be specified
2) The way in which the control information is represented or encoded
3) The way in which the next microinstruction address is specified