adplus-dvertising
frame-decoration

Question

The microinstructions stored in the control memory of a processor have a width of 26 bits. Each microinstruction is divided into three fields: a micro-operation field of 13 bits, a next address field (X), and a MUX select field (Y). There are 8 status bits in the inputs of the MUX.
How many bits are there in the X and Y fields, and what is the size of the control memory in number of words?

a.

10, 3, 1024

b.

8, 5, 256

c.

5, 8, 2048

d.

10, 3, 512

Answer: (a).10, 3, 1024

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. The microinstructions stored in the control memory of a processor have a width of 26 bits. Each microinstruction is divided into three fields: a micro-operation field of 13 bits, a...

Similar Questions

Discover Related MCQs

Q. Let A = 1111 1010 and B = 0000 1010 be two 8-bit 2's complement numbers. Their product in 2's complement is

Q. A 4-stage pipeline has the stage delays as 150, 120, 160 and 140 nanoseconds respectively. Registers that are used between the stages have a delay of 5 nanoseconds each. Assuming constant clocking rate, the total time taken to process 1000 data items on this pipeline will be

Q. Spatial locality refers to the problem that once a location is referenced

Q. The Principle of locality justifies the use of

Q. A system that has a lot of crashes, data should be written to the disk using?

Q. Which addressing mode is suitable for a high-level language statement?

Q. Which memory unit has the lowest access time?

Q. In a 16-bit instruction code format 3-bit operation code, 12-bit address, and 1 bit is assigned for address mode designation. For indirect addressing, the mode bit is

Q. A 32-bit address bus allows access to a memory of capability

Q. Pipelining improves CPU performance due to?

Q. The system bus consists of

Q. An instruction cycle refers to

Q. A hardware interrupt is

Q. Which of the following is not involved in a memory write operation?

Q. To prevent signals from colliding on the bus, ……………….. Prioritize access to memory by I/o channels and processors.

Q. …………… improve system performance by temporarily storing data during transfers s/w devices or processers that operate at different speeds.

Q. Addressing mode is …………………

Q. Which of the following is not a valid class of interrupts?
1) Program
2) Timer
3) I/o
4) Hardware failure

Q. System calls are usually invoked by using

1) An indirect jump
2) A software interrupt
3) Polling
4) A privileged instruction

Q. Which of the following holds data and processing instructions temporarily until the CPU needs it??