adplus-dvertising
frame-decoration

Question

Which of the following memories stores the most number of bits

a.

a 5M×8 memory

b.

a 1M × 16 memory

c.

a 5M × 4 memory

d.

a 1M ×12 memory

Answer: (a). a 5M×8 memory

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. Which of the following memories stores the most number of bits

Similar Questions

Discover Related MCQs

Q. Which of the following is the fastest logic?

Q. Shifting a register content to left by one bit position is equivalent to

Q. For JK flip flop with J=1, K=0, the output after clock pulse will be

Q. The output of SR flip flop when S=1, R=0 is

Q. The number of flip flops contained in IC 7490 is

Q. How many two-input AND and OR gates are required to realize Y=CD+EF+G

Q. When an input signal A=11001 is applied to a NOT gate serially, its output signal is

Q. The result of adding hexadecimal number A6 to 3A is

Q. A universal logic gate is one, which can be used to generate any logic function. Which of the following is a universal logic gate?

Q. A full adder logic circuit will have

Q. An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50ns. The frequency of the input signal which can be used for proper operation of the counter is approximately

Q. The output of a JK flipflop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions.

Q. A weighted resistor digital to analog converter using N bits requires a total of

Q. How many two input AND gates and two input OR gates are required to realize Y = BD+CE+AB ?

Q. For JK flipflop J = 0, K=1, the output after clock pulse will be

Q. Which of following are known as universal gates ?

Q. Which gate can be used as anti-coincidence detector?

Q. A circuit in which connections to both AND and OR arrays can be programmed is called

Q. Which logic is known as universal logic?

Q. The time for which the D-input of a D-FF must not change after the clock is applied is known as