adplus-dvertising
frame-decoration

Question

A ________________ circuit is not suitable in the synchronous circuit design because of its transparency nature.

a.

Latch

b.

Parallel

c.

Diagonal Circuit

d.

None of the above

Answer: (a).Latch

Engage with the Community - Add Your Comment

Confused About the Answer? Ask for Details Here.

Know the Explanation? Add it Here.

Q. A ________________ circuit is not suitable in the synchronous circuit design because of its transparency nature.

Similar Questions

Discover Related MCQs

Q. There are________________ basic types of flip-flop based on clock trigger.

Q. The characteristic equation of any flip-flop describes the __________________ of the next state in terms of the present state and inputs.

Q. The normal data inputs to a flip-flop (D, S and R, J and K, T) are referred to as ________________ inputs.

Q. Asynchronous inputs, just like synchronous inputs, can be engineered to be ______________.

Q. ___________ and Clear should not be 0 at the same time; otherwise, both the outputs will be 1, which is known as invalid state.

Q. Which table indicates the input conditions of the flip-flops necessary to cause all possible next state transitions of a flip-flop?

Q. When a circuit is self- correcting?

Q. A PLA consists of two-level____________ circuits on a single chip.

Q. In which of the following types of counters, the flip-flops do not change states at exactly the same time?

Q. The number of states through which the counter goes is also known as ____________.

Q. It contains an equal resistor or current source segment for each possible value of DAC output.

Q. The total current can be converted into the corresponding voltage by using a/an _______________.

Q. The number of resistors required for an N-bit DAC is 2N in the case of _____________.

Q. The characteristics of a DAC, which are generally specified by the manufacturers

Q. To start the conversion in successive approximation DAC the programmer sets the MSB to ___________ and all other bits to __________.

Q. The major block(s) of the dual- slope ADC

Q. A counter with 10 states

Q. In asynchronous flip-flop, ______________ and clear pin shows negation.

Q. It is a single input version of J-K flip-flop formed by tying both the inputs of J-K.

Q. In flip-flop, the ___________ arrow shows positive transition on the clock.